Communication networks these days face a relentless increase in traffic load. Multi-gigabitper-second links are becoming widespread, and network devices are under continuous stress, so testing whether they guarantee the specified throughput or delay is a must. Software-based solutions, such as packet-train traffic injection, were adequate for lower speeds, but they have become inaccurate in the current scenario. Hardware-based solutions have proved to be very accurate, but usually at the expense of much higher development and acquisition costs. Fortunately, new affordable FPGA SoC devices, as well as high-level synthesis tools, can very efficiently reduce these costs. In this article we show the advantages of hardware-based solutions in terms of accuracy, comparing the results obtained in an FPGA SoC development platform and in NetFPGA-10G to those of software. Results show that a hardware-based solution is significantly better, especially at 10 Gb/s. By leveraging high-level synthesis and open source platforms, prototypes were quickly developed. Noticeable advantages of our proposal are high accuracy, competitive cost with respect to the software counterpart, which runs in high-end off-the-shelf workstations, and the capability to easily evolve to upcoming 40 Gb/s and 100 Gb/s networks.
IntroductIon
Our day-to-day activities are becoming more and more dependent on communication networks: social networks, mobile apps, e-commerce, and so on. Such widespread use of communications has implications at both the access and server sides of the network. At the access side, it drives the development of faster access technologies, such as 10 gigabit passive optical networking (10G-PON) or fourth generation (4G) and beyond mobile networks. At the server side, it causes exponential increases in network traffic being faced by data centers. As a result, network testing is today more necessary than ever, because networking equipment is over-stressed due to the huge amount of traffic. However, network testing is becoming a complex and expensive task at this traffic load operating point.
We note that the main measurement parameters for assessing the quality of Internet access services are, according to [1] , upload and download speed, packet loss rate (PLR), delay, and jitter. As link speed grows, measuring these parameters is not only more difficult, but also calls for testing devices that must provide unprecedented accuracy. For example, the transmission of a minimum-size Ethernet frame takes only 67 ns at 10 Gb/s. Apart from the difficulties of measuring at such small timescales, switching time is no longer negligible, making it imperative to include the switching equipment within the test scope as well.
In order to measure these network parameters on a device under test (DUT) such as a network switch or router, or a set of chained DUTs such as a network path, we propose using the packet-train technique. This technique has proven to be effective and highly immune to interference such as cross-traffic load at end-user equipment [2] . Unfortunately, current software tools are severely constrained when it comes to performing this type of measurement at high speeds (e.g., 10 Gb/s), even if they run at kernel level in the operating system.
In this article we show the shortcomings of software-based solutions and how to overcome such limitations using a hardware-based solution. The new field programmable gate array (FPGA) system on chip (SoC), which combines a powerful microcontroller and a programmable logic fabric, can be used to develop accurate and affordable testing devices for high-speed networks. Moreover, we also show how opensource platforms and high-level synthesis (HLS) can efficiently offset the well-known difficulties of FPGA development.
Certainly, the benefits of using FPGAs in multi-gigabit-per-second networks are well known. However, previous works in the network testing area are scarce and mainly focus on replacing configurable traffic generators [3, 4] . Probably the closest proposal to ours is [5] , which uses FPGAs to test networking equipment according to RFC 2544 [6] . However, such work considers only 1 Gb/s networks, and no previous state-of-the-art work considers accurate time synchronization mechanisms such as GPS, which is needed to accurately measure one-way delay and jitter in a distributed way. Finally, the benefits of using high-level languages for networking applications are beginning to Accurate and Affordable Packet-Train Testing Systems for Multi-Gigabit-per-Second Networks Mario Ruiz, Javier Ramos, Gustavo Sutter, Jorge E. López de Vergara, Sergio López-Buedo, and Javier Aracil network testIng Network testing is today more necessary than ever, because networking equipment is over-stressed due to the huge amount of traffic. However, network testing is becoming a complex and expensive task at this traffic load operating point.
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be recognized, as shown in [7] where such methodology has been used to implement a 10 Gb/s TCP/IP stack in FPGA.
Hence, we propose the use of novel FPGA SoCs as a means of comprehensively testing network equipment with packet trains. The most remarkable novelties of this work are: first of all, we show that very accurate results can be obtained at both 1 and 10 Gb/s, using two proof-of-concept designs. Second, FPGA SoCs can be used to implement very cost-effective testing appliances, featuring a minimal component footprint and reduced power consumption, which could easily be deployed across the whole network. Moreover, we also quantify how inaccurate software-based solutions can be at multi-gigabit-per-second speeds, unless the corresponding hardware aid comes into play. Finally, we also show the benefits of open source platforms and high-level synthesis in order to reduce FPGA development time and cost, thus making programmable logic competitive with software in terms of design productivity.
The rest of this article is structured as follows. First, we show two network testing use cases where the presented solutions have proven useful. Then the packet-train measurement technique is explained. Next, both the software and hardware approaches are described in detail. A performance evaluation follows, whereby both implementations are compared and discussed. Finally, some conclusions and an outlook of future work are provided.
use cAses
The range of application of high-speed network testing tools is very diverse. The typical use case focuses on testing the capabilities of network equipment. However, this testing can also be extended to other scenarios, where it is necessary to perform distributed measurements along a network path. Moreover, such testing must be performed continuously in time to monitor the network QoS parameters. Next subsections provide two examples where this type of distributed continuous testing has been applied, apart from the usual testing of network equipment.
servIce LeveL verIfIcAtIon
Nowadays we are witnessing fierce competition between operators to provide more bandwidth in the residential access link for the lowest possible price. In this competition for market share the regulators are playing their role as referees to enforce a given quality of service (QoS) level.
Of particular interest is the case of bandwidth reselling between operators at the access and metro link level. There, the regulator must ensure that the QoS provided by the incumbent operator to the hiring operator meets a QoS level that allows the transmission of interactive multimedia services. Since the number of potential users in the metro network is very large, and the residential bandwidth is growing at a significant pace, we note that the metro network switches, working at multi-gigabit-per-second data rates, must be carefully tested both before deployment and during operation.
MeAsureMent of next-generAtIon eLAstIc optIcAL network equIpMent
Elastic optical networks are being developed to offer the possibility of dynamically changing the signal modulation format and/or the spectrum allocation of optical data links. This dynamic reconfiguration capability paves the way for new operation models, whereby links are no longer statically provisioned, but dynamically adapted to traffic demands. Therefore, the link capacity must be continuously monitored in these elastic optical networks, to check if the underlying network has reconfigured the provided bandwidth or not.
pAcket-pAIr And pAcket-trAIn technIques for network MeAsureMents
Once we have motivated the need for high-speed network testing, we propose to use the packet-train technique, which is an evolution from the previous packet-pair technique. Packet-pair [8] is an active measurement method based on sending multiple packet pairs from a source to a destination endpoint in order to estimate the corresponding QoS parameters. Each pair is composed of equally sized packets, sent back to back at the maximum allowed speed in a link or end-to-end path. At the receiver side, packet dispersion is analyzed to estimate the capacity. As it turns out, packet-pair techniques are prone to both capacity underestimation and overestimation due to interfering traffic, because only two packets are used in the measurements. However, packet-trains [9] provide better accuracy and robustness, simply because more packets are involved in the measurement, and the resulting train is less sensitive to cross-traffic interference than the corresponding pair.
In packet-train techniques, a group of N packets is sent back to back from a sender to a receiver, and the average dispersion of the N packets is used to calculate the capacity, as shown in Fig. 1 . Additionally, one-way delay (OWD), jitter, and PLR may also be estimated by including timestamps and sequence numbers on the packets. Increasing the number of packets in the train provides immunity against interfering traffic but also increases the measurement load in the mea- sured network. We note that this technique is based on fl ooding the link, and consequently, the measurement time must be kept at a minimum to not interfere with the rest of traffi c. Typically, train lengths range from 100 to 1000 packets. Regarding packet sizes, OWD is better measured using minimum-sized packets to reduce the impact of the transmission time on the estimation.
softwAre-bAsed soLutIons
Traditionally, network measurements have been performed using specialized hardware designed for such a task. In recent years, several software-based solutions that run on top of commercial off-the-shelf (COTS) systems have also been applied for network measurement and testing tasks. The latter provide a cost-effective and fl exible solution for the development of network testing probes. For instance, pktgen [10] is a Linux kernel module that enables the generation of traffic with different packet headers and payloads defi ned by the user (source and destination medium access control, MAC, and IP addresses, UDP ports, etc.) and also with specifi c statistical features, that is, inter-arrival time and number of fl ows. Additionally, this kernel module adds a sequence number and the departure timestamp for each packet, which makes this tool suitable for throughput, OWD, jitter, and PLR measurements. The main drawback is that the departure timestamp is taken in the Linux kernel and not in the network interface card (NIC) itself, which adds measurement noise due to the transit time from the Linux kernel to the NIC. In high-speed links (10 Gb/s and beyond), we note that more packets per second must be copied to the kernel, so the measurement noise is more signifi cant. Thus, all traditional software traffic generators cannot exactly mimic the transmission pattern defi ned by the user, which severely biases the measurement in a high-speed scenario, as stated in [11] . Even if a real-time operating system is used, the interruption timer accuracy is on the order of milliseconds, which is far too coarse for 10 Gb/s networks.
In addition, vanilla network drivers cannot cope with minimum-sized packets at 10 Gb/s rates in neither transmission nor reception, which is essential for testing. Recently, highspeed network engines have been developed [12] to solve this issue. For instance a software traffic generator called PktGen-DPDK built on top of Intel's DPDK 1 framework has recently been released. Such a traffi c generator is able to transmit either random generated packets or PCAP traces. Although this traffic generator provides 10 Gb/s rates, it cannot add sequence numbers or transmission timestamps to the packets, so it is not able to measure OWD. For this reason, only the Linux pktgen module is considered later in our comparative analysis.
hArdwAre-bAsed soLutIons
For years, the use of programmable logic devices (more specifically, FPGAs) has democratized hardware design for low-volume users. Nevertheless, the complexity of designing specialized hardware still resides in the FPGA design fl ow, which is based on demanding hardware description languages (HDLs). To circumvent this issue, several promising high-level synthesis (HLS) tools are appearing. HLS typically uses C/C++ for design entry, instead of the lower-level register transfer level (RTL) descriptions used by HDLs. HLS tools not only improve design productivity, but also bring FPGA technology closer to networking engineers.
In order to develop a hardware-based solution that implements the packet-train technique exploiting HLS design tools, we have worked with two hardware platforms. The first one is used to demonstrate the feasibility of building accurate, affordable, low-power, and portable 1 Gb/s network testing appliances on top of an FPGA SoC device. The second one, provided as a proof of concept for 10 Gb/s networks, is based on the NetFPGA 2 project. For simplicity, we name them HwP1 and HwP2, respectively.
hwp1: ZedboArd
ZedBoard 3 is a low-cost board based on a Xilinx Zynq SoC (XC7Z020-CLG484-1) device that encompasses in a single device a microcontroller based on a dual core ARM Cortex-A9 (referred to as the processing system, PS) and an FPGA (referred to as programmable logic, PL). The board has plenty of input/output connectors, with a standout FPGA mezzanine card (FMC) connector that allows plugging complex peripherals to the system. Furthermore, an operating system such as Linux can be run in the PS, thus enabling complex applications to be developed. Besides, the PL is based on a modern and fast FPGA technology (Xilinx 7-Series), which allows building complex hardware peripherals in the form of hardware modules (also known as IP-Cores, from intellectual property cores). To develop the project, two external Gigabit Ethernet interfaces were used, connected to the PL through the FMC connector.
hwp2: netfpgA-10g
NetFPGA is an open hardware and software project developed by Stanford and Cambridge Universities in collaboration with Xilinx. It is intended for rapid prototyping of computer network devices. The NetFPGA-10G is based on a Xilinx Virtex-5 FPGA (XC5VTX240TFFG1759-2). It provides four SFP+ interfaces and has an 8X PCI Express Gen 1 interface to the host. Even though it can work as a standalone, it is typically attached to a host PC, as in our testbed. To ease the development process, we leveraged on the current NetFPGA environment, using the Open Source Network Tester (OSNT) project [13] as a development framework.
hArdwAre ArchItectures descrIptIon
With the aim of speeding up the hardware development cycle and bringing it as close as possible to network application engineers, we have used HLS tools to design the prototypes, as described in [14] . Our tool of choice is Vivado-HLS, 4 which generates synthesizable HDL code from a C/ C++ source along with synthesis directives. On the other hand, modules where timing is critical (operations need to be done in an exact number of clock cycles) were implemented using the traditional FPGA design flow based on HDLs (VHDL or Verilog). In both architectures, depicted in Fig. 2 , there are two key IP-Cores with similar behavior in the heart of the system. On one hand, the packet generator (1) was developed for both systems with the same HLS code, the only differences being the AXI4-Stream size and frequency of operation. Customizable options include source and destination MAC and IP addresses, UDP ports, packet size, and train length. In addition, each generated packet contains a sequence number, and it is timestamped as close as possible to the PHY chip. On the other hand, the accurate timestamp module (2) is in charge of correcting the clock drift. Both implementations use the pulse per second (PPS) signal from a GPS receiver as a reference to compensate the clock drift. At HwP1, this module is split in two parts following a hybrid hardware-software approach: the first part is a variable-rate counter implemented in hardware, which runs at 100 MHz. The second part is an algorithm that runs in the ARM processor. Such an algorithm uses the sum of the previous errors to correct the rate of the counter and sends it back to hardware. Therefore, we can obtain a remarkable timestamp resolution of 10 ns with an extremely low clock drift, thanks to the GPS-based error compensation. At HwP2, we have leveraged on the OSNT project functionality, which implements a direct digital synthesizer (DDS) to correct the clock drift [13] . The design operates at 156.25 MHz, with 6.4 ns resolution.
There are some differences in the architectures mainly because HwP1 has a tightly coupled processor near the FPGA (enabling a hybrid hardware-software approach, as mentioned before), and HwP2 provides a framework with a library of pre-designed modules. In HwP1, following the hybrid hardware-software approach, the packet receiver (3), developed in HLS, receives the packets and filters them according to user-defined rules. Then a software program running on the ARM processor computes the network parameters. On the other hand, HwP2 uses the infrastructure available at the NetFP-GA framework for packet reception and a custom-developed HLS module to compute the network parameters (3).
In summary, our designs are good for sending packet trains with the aim of measuring the required quality parameters (delay, jitter, loss, and throughput). Additionally, both designs use a PPS signal from an external GPS in order to support one-way delay and jitter measurements when testing in a distributed infrastructure. The code of both projects is freely available at GitHub. 5 In the near future, we expect to port our implementation to a low-cost 10 Gb/s version based on Zynq SoC. Finally, it is worth remarking that both hardware implementations occupy less than 55 percent of most of the available resources in the FPGA. Absolute figures of used resources in both solutions are shown in Table 1 .
perforMAnce evALuAtIon evALuAtIon testbeds
Two different performance evaluation scenarios have been considered for both software and hardware solutions. The first scenario, used for calibration, is based on sending measurement packets through an interface and receiving them in another interface of the same testing device in a loopback fashion. The second scenario is based on sending the measurement packets through an interface that is connected to the DUT -in our case, a Cisco Catalyst 2960-S. In the DUT, the measurement traffic is forwarded from one SFP+ port to another SFP+ port that is connected to the traffic receiver interface of the testing device. This scenario addresses the 10 Gb/s case. For the sake of completeness, the performance analysis has been repeated for the 1 Gb/s case, using the same setup but connected to 1 Gb/s DUT ports.
To evaluate the software solution, the pktgen module has been executed on a server running an Ubuntu Linux 14.04 with a 3.16.0 kernel. The server has two Intel Xeon E5-2620 processors with 6 cores each, 32 GB of RAM, and an Intel 82599 10 Gb/s NIC. For all tests the ixgbe vanilla driver has been used along with a pktgen 2.75 module.
All the experiments featured packet trains of 100 and 1000 packets with frame sizes of 60, 64, 128, 256, 512, 1024, and 1514 bytes, excluding frame preamble and check sequence. The experiment was repeated 10 times to obtain mean and standard deviation for throughput and OWD. In the case of the pktgen module, traffic has been generated using a single transmission queue since packet sequence numbers must be correlative for throughput and delay measurements, and using multiple queues produces packet disorder [15] .
experIMentAL resuLts
The throughput measurements in the 1 Gb/s scenario using the testing setup with the DUT are shown in Fig. 3a . As can be observed, results obtained with the hardware HwP1 prototype are fairly close to theoretical throughput values, and the standard deviation is very small. In the case of measurements using the software approach, if the train length is 100 packets and the packet sizes are lower than 256 bytes, the results are pretty far from the theoretical values, and present larger deviations. With sizes of 256 bytes and above, we observe that the empirical values approach the theoretical ones. For 1000-packet trains, measurements are more accurate and present less deviation. Figure 3b shows the throughput measurements for 10 Gb/s. As in the 1 Gb/s case, the results for the hardware systems are very similar to the theoretical values, with low deviation. However, the results for the software systems significantly depart from the theoretical ones, but improve as the packet size and train length increase. Similar results were obtained in the calibration setup, measuring the loopback for 1 and 10 Gb/s scenarios.
Note that for some scenarios, regulatory bodies require that link measurements are performed using minimum-size packets, which implies that software solutions are infeasible. Additionally, thorough network device testing should generate traffic with packet sizes ranging from the minimum size to the MTU.
Regarding OWD measurements, Table 2 shows the estimation results for both loopback and switch setups at 1 Gb/s and 10 Gb/s. As can be observed, software measurements are far from the theoretical values, adding up to 150 ms of error in the worst case scenario -loopback at 1 Gb/s. If accuracy below thousands of microseconds is needed, the hardware solution is the most suitable option. It is also worth noting that the hardware approach not only shows the most accurate results, but also presents extremely low variation (less than 0.01 percent), which makes it well suited for jitter measurements.
cALIbrAtIon
We note that the measured latency in the hardware development is significantly larger than the theoretical minimum (frame transmission time) in the loopback scenario. This is due to the different elements in the transmission chain. In the 10 Gb/s case, the FPGA features three IP cores that add latency to transmission and reception: the 10G MAC core, 10G attachment unit interface (XAUI) core, and multi-gigabit transceivers (MGTs). In particular, the reception MGT has an elastic buffer in order to use the same clock for transmission and reception, so the design is simplified. Such an elastic buffer will also add uncertainty to the latency measurement. Moreover, we note that this buffer is not the only source of latency; the 10G MAC and XAUI cores can add up to 200 ns (adding transmission and reception latencies). Nevertheless, the main source of latency in the NetFPGA-10G board is the physical medium chip, which performs a conversion from XAUI 
to the 10 Gb/s serial electrical interface, as well as electronic dispersion compensation (EDC). Such operations add significant latency to the transmission/reception path. Similar considerations should be taken into account for the 1 Gb/s case. Considering the results of Table 2 , we can empirically infer that the aggregate delays (due to the reasons discussed above) linearly depend on the packet size. Therefore, we can use the loopback scenario to extract a calibration function from the delay measurements. To obtain such a function, we have first represented the scatter plot of measured data set (70 points) as shown in Figs. 4a for 1 Gb/s and 4b for 10 Gb/s. As a second step we have fitted the data using a linear regression, as it is the simplest method to calculate such a function. Finally, we have subtracted this function from the theoretical one to obtain the calibration function. This calibration function was later applied to the Catalyst 2960-S switch delay measurements, obtaining comparable results to those reported 6 for a similar device. Table 2 . Switch and loopback estimated OWD with different packet sizes and link speeds. Mean and standard deviation. concLusIons And future dIrectIons
The increasing speed of communication networks poses a serious challenge for testing. In this article we present the advantages of FPGA technology to implement accurate and affordable testing appliances for high-speed networks. Although software-based solutions are undoubtedly the most convenient approach in terms of deployment and development costs, we have shown that the non-determinism of software severely limits the accuracy of such solutions at multi-gigabitper-second speeds. Moreover, non-determinism arises in the NIC itself and its connection to the system (PCIe, chipset), so using GP-GPU accelerators or multi/many-core architectures does not help to solve such an issue. The solution proposed in this article is to use new FPGA SoC devices. On one hand, the FPGA fabric can be used to implement an accurate network measuring system. But accurate network measuring is not enough to create a full-fledged network testing appliance. A microprocessor on which to run the testing software and its underlying operating system is needed. This is where the high-performance microcontroller embedded in the FPGA SoC device plays an essential role, providing a hybrid hardware-software approach. On the other hand, FPGA SoCs only require a reduced number of external components in order to create a complete appliance, and its price and power consumption are low enough to consider massive deployment of these appliances throughout the whole network. For example, the price of a Xilinx XC7Z015 device is around US$100, and this device has the capability of implementing a 10 Gb/s Ethernet network port by means of an XAUI interface.
In order to assess the benefits of FPGA measuring systems for high-speed networks, we have developed two proof-of-concept designs. The first one runs at 1 Gb/s and is based on the ZedBoard development platform. The second one runs at 10 Gb/s on top of NetFPGA-10G. We have chosen the packet-train technique to perform the measurements due to its well-known features of accuracy, interference immunity, and low network overhead during testing. With the help of these two proof-of-concept designs, we have shown the advantages of hardware solutions in terms of determinism and accuracy when compared to the software alternative. Table 1 provides a qualitative and quantitative summary of this hardware vs. software comparison. As made clear in Fig. 3 , software solutions only provide good accuracy for throughput measurements at 1 Gb/s and when using large packet sizes. At 10 Gb/s the software accuracy is very poor, even if using kernel-level approaches such as the one evaluated in this article.
In Table 1 , it is stated that the development time for the FPGA prototypes has been just months. It is well known that FPGA development is very costly, not uncommonly having development times as long as one year. Another contribution of this article is to present the benefits of open source platforms and high-level synthesis for improving FPGA design productivity. We have shown how high-level synthesis could significantly ease the development of the network parameter calculation core. Additionally, using an open source platform as a starting point, the development time of the 10 Gb/s prototype may be significantly reduced.
Regarding costs and power consumption, the results presented in Table 1 correspond to the prototypes that have been evaluated in this article. For the software solution, a high-end server system with a 10 Gb/s Ethernet card was used. For HwP1, the configured system includes the ZedBoard card, a GPS receiver, and the Gigabit Ethernet FMC card. For HwP2, a NetFPGA-10G card was used (academic price), along with a lowend computer attached to it. It is expected that such costs will be much lower when producing the network testing appliances on a large scale. Finally, the power consumption has been measured when performing the network measurements with packet trains. In HwP2, the standalone NetFP-GA-10G consumes less than 30 W. In the near future, we will see widespread use of 40 and 100 Gb/s networks. Given the results obtained for software solutions at 10 Gb/s, we envision that using dedicated hardware will be a must for testing such networks, especially if we consider the nanosecond accuracy required at those speeds. Fortunately, FPGA SoC devices will be able to implement these testing solutions based on dedicated hardware. At the moment, devices such as Xilinx XC7Z030 are capable of implementing both 10 and 40 Gb/s interfaces at a cost roughly below US$400. For the case of future 100 Gb/s networks, the new generation of Zynq UltraScale+ devices will provide a direct connection to CFP or QSFP28 cages, while at the same time maintaining the low power consumption and moderate price features of the current generation of FPGA SoC devices.
